Abstract-The soft-input soft-output algorithm is used to iteratively decode concatenated codes. To efficiently implement this algorithm, an additive form in the logarithmic domain is employed. A novel analog implementation using CMOS translinear circuits is proposed. A multiple-input floating-gate CMOS transistor working in the subthreshold region is used as the main translinear computing element. The proposed approach allows a direct mapping between the decoding algorithm and the circuit implementation. Experimental CMOS chip results are in good agreement with theoretical and simulation results.
Floating-Gate Analog Implementation of the Additive Soft-Input Soft-Output Decoding Algorithm I. INTRODUCTION C ONCATENATED codes consist of two or more simple constituent encoders separated by interleavers. Special cases are the parallel concatenated convolutional codes (PCCC) known in the literature as turbo codes. In order to decode the sequence, an iterative decoder based on a soft-input soft-output (SISO) algorithm is used. The SISO concept is a very generic term used to denote a system that can take a signal with an infinite number of levels at the input and produce an equivalent signal at the output; thus, the term SISO has a direct relation with analog signals. In this paper, we refer to the SISO algorithm in particular as being the a posteriori probability (APP) decoding algorithm [1] , [2] . This algorithm can be used to iteratively decode concatenated codes. The SISO algorithm is expressed in a general form that can decode binary and nonbinary codes. The SISO algorithm computes the APP for each bit in the sequence rather than the probability of a particular sequence being received, which is common in maximum-likelihood decoding algorithms like the Viterbi algorithm.
The SISO algorithm is a modification of the Bahl-Cocke-Jelinek-Raviv (BCJR) algorithm [3] and reported in 1974. In the SISO algorithm, a generalization is obtained to deal with multisymbol codes rather than just binary codes. It also computes the APP for both the systematic and parity bits, the latter is required in the serial concatenation of convolutional codes (SCCC), for example. Another advantage of using this algorithm is that it can be expressed in different forms: 1) multiplicative (probabilities) and 2) additive [log-probabilities and log-likelihood ratios (LLRs)].
In practical digital implementations, the use of hardware multipliers is not very efficient in terms of complexity, power consumption and speed. This is the reason why the BCJR algorithm was reformulated in the natural logarithm domain [4] , [5] . In this representation, the products are transformed to additions and the additions consist of the log of a sum of exponentials (a simplified implementation found in the turbo code literature is the max* operation). The SISO algorithm can be expressed in this form, and it is called additive SISO (A-SISO).
The information, after being transmitted through a communication channel, is received as an analog signal that has been corrupted by noise and by fading. During an iterative decoding process, no information is discarded until the algorithm converges to a solution. This clearly indicates that we must be able to process the incoming signal in its natural form, and obtain similar or better results when compared to the digital signal processing approach in which the signal is represented by a finite number of bits. By using an analog decoder, we aim to take advantage of the continuous nature of the received signal, and directly map the decoding algorithm to a transistor-level implementation. In order to have a one-to-one mapping between the SISO algorithm and an analog-circuit implementation, we propose the use of multiple-input floating-gate metal oxide semiconductor (MI-FGMOS) transistors as the basic processing elements. We designed, fabricated and measured a single stage of the forward-state metric computation in order to probe the concept. We also address the differences between previous implementations.
In this paper, we give a complete design procedure including analytical modeling, macromodel simulation, physical system calibration, and the required algorithm normalization procedures [6] . In Section II, a brief summary on analog decoders available in the literature is given. In Section III, an overview of the SISO decoding algorithm is presented. In Section IV, we show how a one to one correspondence exists between the analog implementation using MI-FGMOS, and the A-SISO algorithm. Also analytical, simulation and experimental results are provided. Finally, in Section V, conclusions about the current implementation are given.
II. PREVIOUS WORK IN ANALOG DECODERS
Hagenauer et al. proposed the idea of an all-analog decoder in 1998 [7] . To date, there are several research groups working 1057-7122/03$17.00 © 2003 IEEE on analog decoder circuit implementations reported in the literature [8] [9] [10] [11] [12] [13] [14] [15] . The analog implementations reported are based on the Gilbert multiplier cell. In [9] [10] [11] [12] , the soft inputs and soft outputs are LLRs represented as differential voltages, and in [13] [14] [15] the soft inputs and soft outputs are probabilities in the form of current signals. Both implementations use the exponential characteristic of the transistor that is available in bipolar transistors, and in CMOS operating in weak inversion (subthreshold) region. While these techniques [9] [10] [11] [12] [13] [14] [15] allow for two simultaneous inputs, a higher number of inputs must be attained by cascading modules either linearly or by a tree like structure to make the time delays uniform.
An efficient use of floating-gate (FG) transistors is introduced in the present work. The circuit implementation proposed in this paper uses the exponential characteristic of the MOS transistor operating in subthreshold but differs significantly in the way the algorithm is mapped into analog circuits. Next, how the general algorithm is expressed and directly mapped into a transistor level implementation is introduced.
III. SISO DECODING ALGORITHM
The most general APP decoding algorithm is the SISO algorithm. The SISO algorithm [1] is reviewed in this section. The reader, not familiar with the turbo codes encoding and decoding process, is referred to [16] and [17] .
The encoding process is performed by a set of recursive systematic convolutional coders (RSCC) which are described by the following transfer function: (1) where the polynomials and used in the present work correspond to the polynomials defined in the 3GPP (WCDMA) and 3GPP-2 (CDMA-2000) standards
The behavior of the encoding process can be graphically represented by a finite-state machine diagram as shown in Fig. 1(a) . This diagram represents the transition between states given by an input and produces in response a set of outputs (for example, for a rate code). For RSCC's, and are identical since the code is systematic. Fig. 1 , shows only the encoding of one systematic and one parity bit . We can unfold the state-transition diagram into a discrete time representation called a trellis diagram. This represents the encoding process of bits and their evolution in the discrete time . The trellis diagram is shown in Fig. 1(b) . The trellis structure is uniquely defined by the transfer function of the RSCC, and it is used to decode the sequence.
In both diagrams, each state is represented by a node. There are two incoming edges and two outgoing edges at every state. This corresponds to the case of binary single shift register encoder that can take only two values. For nonbinary symbols, the number of edges depends on the number of levels a symbol can take. The SISO algorithm is based on the transition edges between states in contrast with the BCJR algorithm [3] which depends on state transitions. Let us analyze in Fig. 1(b) , the section enclosed with a dashed rectangle in states [0, 1] and stages [3, 4] of the trellis diagram. The section is shown in Fig. 2 , represents the systematic input symbol and represents the output code symbol. We define the starting state as , the ending state as and the edge connecting these states as . The probability of ending (starting) in a particular state is given by the set of state probabilities specified by the edges arriving (departing) at a particular node, the probabilities for the Fig. 2 . Edge of the trellis section. Edge e is defined by the systematic input symbol u(e), the output code symbol c(e), the starting state s (e) and the ending state s (e).
symbol, and the codes that were received. A complete description of the algorithm is given in [1] , [2] . The SISO algorithm in its multiplicative form is given by
where is the sample index, is the forward-state metric, is the backward-state metric, is the a priori probability of the symbol, is the APP of the symbol, and represents normalization constants to force the probabilities to add to one.
Equations (2) and (3) represent the forward and backward recursions respectively. Equations (4) and (5) represent the output APP distributions for the input symbols and for the code symbols, respectively (code symbol APP is not used for Turbo Codes).
The general equation form is a sum of products and in the case of (4) and (5) an additional normalization step is needed so that all the probabilities add up to one. In order to convert the SISO algorithm into the additive form, we can apply the natural logarithm, by using its monotonicity property, to every term of the equations. The new expressions in the log domain are obtained by taking the natural logarithm of the quantities and , and resulting in and , respectively. We refer to these terms as log probabilities (LPs).
(6)
The representation in the logarithmic domain is the most commonly used in hardware implementations. An additional modification to this LP representation can be done in order to deal with LLRs. The advantage of this transformation is that the information received from an additive white Gaussian noise (AWGN) channel is in the LLR format after proper signal-to-noise ratio (SNR) scaling.
The algorithmic principle between LP and LLR is equivalent, so we keep the LP representation for clarity. The general form of all the additive sets of equations is (10) where can be either the set of edges entering or leaving a node, or the set of edges that denote the value of a particular input symbol or code bit, correspond to the LP state and a priori terms in the equation. 
The proposed analog implementation takes advantage of this algorithmic form to map the algorithm directly into analog circuits. The main difference with previous implementations and this work is that the SISO algorithm is mapped directly into a

FG transistor structure, and that the number of input FGs represents the required number of input coefficient terms.
IV. CIRCUIT IMPLEMENTATION OF THE A-SISO ALGORITHM
The analog circuit implementation of the A-SISO algorithm is divided into different design stages. The first stage is to define the technology to be used and to determine the minimum practical dimensions for the device (e.g., by applying matching techniques, finding the magnitude of currents that can be processed accurately, making almost minimum geometry devices, etc.). The second stage is to macromodel the behavior of the device (operating in subthreshold) included as part of a whole system. The additional processing circuitry must be designed accordingly to handle the appropriate current levels generated in this region. These two stages are iterated until the design constraints are met for a particular technology. After the design is completed and the appropriate layout considerations for matching are met, the design is sent to fabrication. The third and last step is to calibrate the system by determining from circuit measurements the subthreshold operation region and its dynamic range. This indicates the range of input voltages for normalization purposes.
A. MI-FGMOS as Processing Elements
A translinear device operates in a region governed by the exponential law, and can be obtained by using MI-FGMOS transistors operating in the subthreshold region [18] , ( and mV). Fig. 3 shows the symbol, the layout, and the capacitive model for a MI-FGMOS. Fig. 4 shows the capacitors generated at the cross sections denoted by dashed line segments ab and cd shown in Fig. 3(b) (not including the n-well diffusion). We placed all the capacitors on a single figure in order to show the origin of the capacitive model as shown in Fig. 3(c) .
The parasitic capacitances are assumed to be smaller than the FG capacitances formed between two polysilicon layers (a good compromise is a 1:7 ratio). The drain to source (bulk) voltage is fixed to a constant value. The drain current of an MI-FGMOS is (11) where is the zero-input-voltage current, is the net charge stored in the FG, is a capacitor voltage divider which denotes the inverse of the gate efficiency, is the total capacitance of the MI-FGMOS, is the thermal voltage, and is the voltage at the input of each FG.
If we assume that the initial charge stored in the FG capacitor is 0C, (11) yields (12) In current mode, the addition of currents is simply obtained by joining wires together, thus we can add any number of terms using this property (13) In order to be complete in the definition of (6)- (9), we need to extract from (13) the natural logarithm. This operation can be realized with an MI-FGMOS transistor connected in a diode configuration. By neglecting the parasitic capacitances 1 , the voltage at the drain-gate with respect to the source (bulk) can be derived (14) By substituting (13) in (14), we obtain (15) neglecting the parasitic capacitances (15) yields (16) Equation (16) is in the form required for the A-SISO algorithm as given in (10) . A set of technology-dependent parameter values in (16) have to be determined. A complete methodology for the extraction of electrical parameters for FG transistors is given in [19] .
B. SISO Analog Circuit Implementation
The trellis diagram is a uniform structure that can be further decomposed into butterfly like structures similar to those used in the radixfast Fourier transform (FFT). These butterflies can be processed in parallel and independent of each other by using constant geometry schedules [20] . By taking advantage of this structure, we can construct a circuit that can perform the forward and backward recursions. A similar structure is used to compute the output APP for the processed bit.
In Fig. 5 , a single stage for the trellis diagram is shown, and how the butterflies are decomposed from this structure. Since the code is a binary single shift register encoder, there are only two possible edges departing and arriving at each node. Therefore the trellis diagram can be separated into radix-2 structures. The and structures are similar, but since they operate in opposite directions, the input and output nodes are going to be complementary. This facilitates the design of a single computation block that can be programmed depending on the final butterfly structure. We accomplished this task by using an interconnection matrix (IM) at the top of the computing circuits as will be shown in the experimental results section. The analog implementation of a single output node of the butterfly for the A-SISO algorithm is shown in Fig. 6 . We show the terms involved for the upper output node which denote the state probability at time as given in (17) . The opposite output node uses the same set of inputs but the states are transposed (17) The MI-FGMOS transistor delivers a current that is an exponential function of the sum of the voltages present at the FG capacitive input terminals. These input voltages represent the LP values computed from the received channel data, and the previous (next) stage state metrics. The total drain current flowing into the input MI-FGMOS transistors pair is given by (18) , and shown in Fig. 6 (18)
The drain-gate voltage at the diode connected MI-FGMOS transistor becomes (19) Equation (19) is in the form required by (17) , and it is also in the form of the general expression of the algorithm (10) . This validates that the proposed implementation yields an algorithm that can be mapped directly into a transistor level implementation.
Since the algorithm involves a forward, and a backward recursion, two trellises have to be described. As a consequence two different sets of butterflies are used. Since the forward and backward recursions are computed at the same time in parallel, the entire frame has to be received and converted to LP values in order to be decoded. This procedure generates a decoding delay. There are techniques to reduce this delay without significant performance degradation, i.e., use of sliding windows.
The data arriving from the channel is already in LLR form after proper scaling by an SNR related factor. The LLR A-SISO form is similar to the LP A-SISO form adopted in this design. The difference is that the structure used in the LLR is not symmetric. This means that the number of terms for each equation is variable.
In (20) , the LLR form for the metric computation is shown [21] . The terms and can take on values of , and the path metric is then composed by one, two or three terms. This algorithmic representation makes the number of inputs to the MI-FGMOS transistor dependent on the trellis structure. In order to demonstrate the feasibility of this technique, we used LP values as the number of terms for each equation is fixed (20) where is the path metric and is the input LLR values.
The data coming from the channel are already in LLR form, and can be transformed to LP form by the following set of equations: (21) where is the LLR defined by
To map the LPs to voltages, we evaluate the range in which the transistor is working in the subthreshold region. Since the transition among regions is not abrupt, we need a figure of merit to determine the transistor's region of operation. For this purpose, we used the one-equation-all-region advanced compact model (ACM) proposed by Cunha et al. in [22] . By using this model, the determination of the operation region can be simplified, since we use a normalized current that roughly represents subthreshold operation with , moderate inversion with , and strong inversion with . The definition of the normalized current is (22) where and denote the voltages at the gate and at the source, respectively, is the normalized current, is the normalization current, and represents the forward drain to source current. The other constants are technology and design dependent, and their definition is given elsewhere [22] . The subthreshold region boundary can be defined at , by using the extracted values from the fabricated circuits we computed A. We show with simulations, and experimental results that this analytically computed value is a practical method to determine the transistor operation regime. We also found that values of as large as six can still be fitted to an exponential characteristic. This value also reflects the FG transfer efficiency that depends on the FG capacitor to parasitic capacitor ratio. We initially fix the MI-FGMOS region of operation to be in the range of , which yields to currents in the range nA.
C. Simulation Results
To be able to simulate an MI-FGMOS transistor with a SPICE like simulator, we used a macromodel [23] that can accurately represent the device. We modified the original macromodel to add some other components. This allow us to include a capacitance between the FG and the n well. Also, we are able to model the intrinsic charge stored in the FG capacitor [19] . This charge can be trapped during the fabrication process, or can be externally programmed by the user. These two modifications shift the versus curve, and allow us to have a more accurate model in order to match simulation against measurement results after fabrication.
In order to construct a compact VLSI decoder, we must be able to use devices with minimum geometries. We start by analyzing the MI-FGMOS with minimum practical dimensions (we refer to practical since we want to minimize mismatch effects, and increase reliability) in a particular technology. From simulation results, we found a ratio of the FG capacitors to the parasitic generated capacitance of approximately 7:1 to be a good compromise. The effect of a reduced ratio is reflected in the input dynamic range and a large ratio results in large area utilization. This tradeoff has to be taken at the initial stage of design.
First, in Fig. 7 , we show the Spectre simulation of versus for a MI-FGMOS with m and m in a 0.5-m technology. For this simulation, we used a macromodel, and we neglected the charges stored in the FG capacitor, as well as the effect of the capacitor formed from the FG to the n well. The operating range is selected from the graph to be the region which exhibits exponential behavior. We can see that this range has a good approximation from 0.6 to 1.0 V, and the range of currents is from 68 pA to 618 nA, respectively, (almost four decades). This corresponds approximately to values of and , respectively. Once the input dynamic range has been defined, the received data have to be normalized to fit within this range. The LP values are represented by the following limits, LP and LP . Since we cannot use these values directly, we limit their representation to the available dynamic range.
Another very important process is the normalization stage at the output of each computation. The addition of LP values results in numbers that become larger negative numbers at each stage. This is expected since we are adding probabilities in the log domain. Therefore, a normalization procedure must be performed at every computation step to restore signals to full dynamic range. The normalization procedure at each stage is given by (23) , and is graphically depicted in Fig. 8 ( 23) where , are the total number of states; th state; th normalized metric for the th state; is the output dynamic range; is the normalized dynamic range; normalized maximum voltage; normalized minimum voltage.
The output dynamic range, is determined by finding the maximum, and minimum of the computed values. The minimum is subtracted from all the values and then divided by the output Fig. 9 . Analog computation for a single stage of the states. The maximum value is given at , this is correct since if we started in and a one was transmitted, the most probable state would be .
dynamic range (ODR). The result from these operations are real numbers between 0 and 1. The values are scaled by the normalized dynamic range , and the minimum normalized value is added . Once the data has been normalized, it is fed back to the stage butterflies. After the algorithm has converged, the most probable state is represented by the maximum voltage value, and all remaining soft values represent other state LPs.
For example, the Spectre macromodel simulation results for an eight-state stage are shown in Fig. 9 . In this figure, there are eight plots corresponding to the LP output at each state, some state values overlap each other and cannot be distinguished in the plots. As can be observed, the most probable state is , and the other states are less probable. If we refer back to Fig. 5 , we can observe that the ending set of states [0, 4] and [3, 7] of the state definition, share the same combination of LP values for the systematic and parity (i.e., they are controlled by the same set of input LP's). What will determine the actual output, will be the state LP value. For this particular case, since the starting state was 0 with the higher LP, and a "1" bit was transmitted, then, state 4 will have the higher LP and the other states will be less probable.
As mentioned before, the computation results in soft values, that are going to be delivered to the subsequent stage. The most important concept is, to preserve the original proportions for all outputs while being processed or normalized. This fact alleviates the precision required in the circuit implementation.
Let us consider an example on how the LP values are computed. By using Fig. 1(a) , and (b) as a reference, assume we start in the known state with high probability. An input bit with a value of one is encoded; the state-transition diagram changes from state 0 to state 4. This confirms that is the cor- rect output value and that the output from the remaining states maintain a given proportion to the most probable value. High probability does not mean that the result is correct. All the soft values are combined according to the trellis structure to generate a better estimate of the received bit at each iteration.
For the case of analog networks, there are no iterations, since the values flow, and converge to the most probable solution. A complete decoding example is given in the experimental section, to show that the technique can be used in practical circuits.
D. Experimental Results
One stage of the alpha metric computation for an eight-state RSCC was fabricated using the MOSIS available AMI 0.5 m technology. A photomicrograph is shown in Fig. 10 . On the top section, we have the IM that defines the butterfly structure. Four MI-FGMOS are included for every computation two for input and two for output (the second output is for monitoring purposes). A very wide range current mirror with voltage clamped input (VWR-CM-VCI) [24] is used to set the voltage at the input stage to a fixed value. All blocks shown follow the approach of the circuit presented in Fig. 6 . The additional circuitry observed are maximum and minimum circuits [25] occupied for the external normalization procedure and the pin drivers. The total area for the stage is approximately 0.125 mm . 1) Calibration Procedure: After fabrication, we need to find the region where the MI-FGMOS operate in subthreshold with the compromise between linearity and dynamic range. The FG capacitors were laid out on top of an n well. The n-well voltage can be used as an additional controlling voltage terminal [26] . This programmability allowed us to set the subthreshold region to a convenient value after fabrication. In Fig. 4 , the MI-FGMOS associated capacitances are shown and Table I lists their computed values. From this table, the relation of the parasitic capacitances to the FG capacitors can be computed. This ratio was found to be 1:7 and it was subsequently used in the macro-model simulation stage.
By using an HP-4145B parametric analyzer, we obtained versus with V as shown in Fig. 11 . From this plot, we determine the region where the MI-FGMOS operates in subthreshold. We are looking for a region spanning about 400 mV with current ranges from hundreds of nano Amperes to tenths of pico Amperes, similar to the analytical and simulation specifications. The reasoning behind the lower limit is that below tenths of pico Amperes, the design of the processing circuits can be very demanding. The region found, corresponds to between and 0.2 V as shown in Fig. 12 . A fitting line is drawn to show the linearity range, and to determine an equation for modeling purposes. The normalized current range is and this range corresponds to nA. This agrees with both simulation and analytical results. We must remark that the difference between the results shown in Fig. 7 and those shown in Fig. 11 are due to the voltage developed at the FG due to stored charges and coupling capacitance from the well and drain terminals. The well is being used as an additional input that can be used to program the of the FG transistor [26] . By using the straight-line fitting equation, we can extract the relation of to the FG voltages as shown (24) Fig. 15 . Analog computation for a single stage of the states. The maximum value is given at , this is correct since if we started in and a one was transmitted, the most probable state would be .
where and Applying this method, we can use these values to extract some unknown or difficult to evaluate parameters used by (12) . The values computed are just a first order approximation.
Up to now we have ignored the charges trapped in the FG capacitor. If we expose the integrated circuit to ultraviolet (UV) light we can minimize these charges. From a previous statistical analysis of MI-FGMOS with minimum drawn geometries, the charges stored on the FG are randomly distributed. Since , assuming constant charge stored in the FG capacitor, the voltage developed across its terminals grows as the capacitor size is reduced. For a large capacitor, compared with the parasitic formed capacitors, the effect of the charges only develops a negligible voltage, but in our case this voltage has proved to be important.
The effect of UV erasing is shown in Fig. 13 . The displacement of the curve is very small. If we analyze the drain current at , it is 144 nA. After 30 min of UV exposure, the current is 88.6 nA which reflects a 1.6x decrease in the current levels and demonstrates there is a significant amount of charge trapped in the FG capacitor.
2) Decoder Measurement Results: We simulated the encoding and transmission process for eight bits using the data generated from a MATLAB program with an SNR of 4 and 8 dB. Since this IC provides a single stage of the metric, the output values are computed, read, normalized and applied back to the input together with a new set of input LPs.
The corresponding trellis diagram of the encoded, and transmitted sequence is shown in Fig. 14 . The state sequence corresponds to the following set of states:
In Table II , the bit-and-code sequence are shown in the first two columns . The next two columns, show the encoded sequence after being converted to antipodal signaling, and corrupted by the channel AWGN with an SNR of 4 dB. The last two columns show the corresponding LP values computed using a Gaussian probability density function. As can be seen from the table, those close to zero represent the most probable LP values and the more negative represent the least probable.
At the output of the state metrics, we observed that the dynamic range was on the average 125 mV, and the mean was 1.1 V for the bit sequence transmitted. This attenuation is attributed to the technology dependent parameters included in the FG model. The output of the analog single stage A-SISO metric computation is shown in Fig. 15 . In order to compute the input values for the next stage, we need to restore the output levels back to the original full 400-mV input dynamic range. Given the experimental results, we need to normalize all outputs and restore the signal level from an output mean around 1.1 back to 0 V. For this purpose we built an automatic test setup that has 8 channels of 12-bit A/D converters [for the output] and 12 channels of 12-bit D/A converters [for the [systematic received data, parity received data and input as shown in (6)]. The output from each -stage computation is read by a DSP and the set of values are normalized by finding the maximum, the minimum and computing the correct gain factor. The result is applied back, as if the input was generated from a previous stage. In this way, we can emulate a system with an arbitrary number of stages. For illustration purposes, in Fig. 16 we show the results of decoding of the sequence [1 0 1 0 1 1 0 0 1 0] after being transmitted through an AWGN channel with 8 dB of SNR, the output sequence [0 4 2 1 4 6 3 1 4 6 7] corresponds to the correct sequence as can be determined using the state and trellis transition diagrams shown in Fig. 1 .
The decoding speed, given in bits per second (bps), is specified by the time it takes the signal to converge to a steady state. . The first maximum value is given at , this is correct since if we started in and a one was transmitted, the most probable state would be . For this particular circuit, we observed a decoding speed of 12.5 Mbps in simulation and 7.8 Mbps in the experimental results. We can therefore estimate that the internal decoding speed must be superior to what we are able to measure externally.
In order to get a better understanding of the analog decoding process, we represent the decoded values for a different sequence of nine encoded input bits by a three-dimensional graphic. The most probable states are indicated with brighter colors as shown in Fig. 17 . This graphic shows that each state contains reliability information on the magnitude of the decisions; this is what we call a soft output.
We must not forget that the speed of bipolars and CMOS operating in subthreshold is totally different. In this case, we want to exploit integration, low power consumption and cost, which are characteristics of CMOS circuits. No additional process has to be performed on the circuit, other than UV exposure after fabrication. Also, the parasitic capacitances due to the package itself, the ESD protection and the measurement equipment impact the experimental decoding speed.
3) Analysis From Analytical, Macromodel Simulation and Measurement Results:
So far, the results from the different models and measurement results agree. The main issue here is the precision among them. Assuming the required input voltage dynamic range is 400 mV, the results obtained from the analytical model, the simulation macromodel, and the measurement results are shown in Table III . In the analytical simulation, we selected in a convenient range between 0.001 and 1.0, while a convenient voltage range between 0.6 and 1.0 V was chosen for the macromodel simulation, and in the experimental results we found that the range was to V. The calibration procedure is applied to select the correct range by measuring the region where a good approximation to an exponential is obtained. Even though the table shows different values, the end result is similar. In Table IV , we show the output As can be seen by fixing the dynamic range, we obtained several different values of the drain current. Even though these values differ to a great extent in absolute terms, the important issue is to determine the region where the exponential characteristic is observed and to use the current levels given by the normalized current . The dynamic range value is assigned according to our convenience and based on the analytical model. While for one technology this can be as large as 600 mV, for other technologies it can be reduced to 400 mV or even less.
4) Comparison With Other Analog Decoding Techniques:
In Table V , we give a crude comparison among different analog decoder implementations available in the literature [6] , [12] , [15] , [27] . From this table, we can see that the fastest implementations are those in BiCMOS technologies, while the power consumption is reduced in the CMOS implementations. Since all the codes are different, we are not able to obtain a fair comparison in terms of area and power. It should be noted, while the speed of these implementations is higher, they rely on a full parallel approach to obtain the referred decoding speed. Our system consists of a single-stage eight-state trellis that generates soft information useful to decode only one bit. To obtain a better comparison, we show the decoding speed of the other techniques per decoded bit.
V. CONCLUSION
We have shown, a direct correspondence between the A-SISO decoding algorithm, and its proposed analog circuit implementation using MI-FGMOS transistor networks. A single stage for the metric was fabricated; a complete unidirectional decoding process for a limited number of encoded bits was demonstrated. There are several design tradeoffs, and the methodology proposed allows us to bridge the gap between the analytic, the simulated and the experimental design stages. This permitted us to have working circuits from otherwise nonaccurate models.
The circuit implementation is novel and it can be applied to other algorithms that can be represented using probabilities and their natural logarithms. The speed is a constraint when compared to bipolar implementations, but for low power, highly integrated cost effective systems, this approach can be an attractive alternative.
